[1]韩奇,梁宇,魏同立,等.基于IP的设计方法[J].东南大学学报(自然科学版),2000,30(6):136-142.[doi:10.3969/j.issn.1001-0505.2000.06.029]
 Han Qi,Liang Yu,Wei Tongli,et al.IP-Based Design Methodology[J].Journal of Southeast University (Natural Science Edition),2000,30(6):136-142.[doi:10.3969/j.issn.1001-0505.2000.06.029]
点击复制

基于IP的设计方法()
分享到:

《东南大学学报(自然科学版)》[ISSN:1001-0505/CN:32-1178/N]

卷:
30
期数:
2000年第6期
页码:
136-142
栏目:
电路与系统
出版日期:
2000-11-20

文章信息/Info

Title:
IP-Based Design Methodology
作者:
韩奇1 梁宇1 魏同立1 郑茳2 贾炜2
1 东南大学微电子中心,南京 210096; 2 摩托罗拉苏州设计中心,苏州 215011
Author(s):
Han Qi1 Liang Yu1 Wei Tongli1 Zheng Jiang2 Jia Wei2
1 Microelectronics Center, Southeast University, Nanjing 210096
2 Motorola Electronics LTD, Suzhou Branch, Suzhou 215011
关键词:
可重用 IP 设计方法
Keywords:
reusable IP design methodology
分类号:
TN47
DOI:
10.3969/j.issn.1001-0505.2000.06.029
摘要:
为了增强IP模块的可重用性,需要建立统一有效的基于IP的设计方法以及工业界广泛采用的重用标准,开发基于IP的设计工具,建立统一的内部设计环境,开发大量的高质量的IP并建立便于存取的IP库,提高设计抽象程度,研究基于IP的系统设计方法.
Abstract:
In order to improve reusability of IP module, this paper will research IP-based design methodology as viewed from reuse standards building, IP development strategy, IP repository building, system design methodology. It is essential to establish unitive effective IP-based design methodology and widely adopted industry standards, to develop design tools for IP-based design, to build unitive inner design environment, develop high quality IP and access easily IP repository, to improve design abstract level to research IP-based system design methodology.

参考文献/References:

[1] Kücξükcξakar K.Analysis of emerging core-based design lifecycle.In:Proceedings of the ICCAD.San Jose,Calif,1998.445~449
[2] Keating M,Bricaud P.Reuse methodology manual for system-on-a-chip designs.Dordrecht:Kluwer Academic Publishers,1998
[3] Zachary G.Commodity IP vs.architectural IP.In:Symposium on VLSI Circuits Digest of Technical.Honolulu,HI,1998.74~75
[4] Haase J.Design methodology for IP providers.In:Borrione D,Ernst R,eds.Proceedings of the Design,Automation and Test in Europe Conference and Exhibition.Minich,Germany,1999.728~732
[5] Djafri B,Benzakki J.OOVHDL:object oriented VHDL.In:Proceedings of the VHDL International Users Forum Fall Conference.Santa Clara,USA,1997.54~59
[6] Ashenden P J,Wilsey P A.Martin D E.SUAVE:extending VHDL to improve data modeling support.IEEE Design & Test of Computers,Los Alamitors,1998,15(2):34~44
[7] Schindler P,Weidenbcher K,Zimmermann Y.IP repository,a web based IP reuse infrastructure.In:Proceedings of the IEEE Custom Integrated Circuits Conference.New York,1999.415~418
[8] Filippi E,Licciardi L,Montanaro A,et al.The virtual chip set:a parametric IP library for system on a chip design.In:Proceedings of the IEEE Custom Integrated Circuits Conference.New York,1998.97~100
[9] Peixoto H P,Jacome M F,Royo A,et al.The design space layer:supporting early design space exploration for core-based design.In:Borrione D,Ernst R,eds.Proceedings of the Design,Automation and Test in Europe Conference and Exhibition,Minich,Germany,1999.676~683
[10] Olcoz S,Castellví A,García M.Improving VHDL soft-cores with software-like reviews and audits procedures.In:Proceedings International Verilog HDL Conference and VHDL International Users Forum.Santa Clara,USA,1998.143~146
[11] Kahng A B,Lach J,Mangione-Simth W H,et al.Watermarking techniques for intellectual property protection.In:Proceedings of the 36thDAC.San Francisco,Calif,1998.776~781
[12] Bricaud P J.IP reuse creation for system-on-a-chip design.In:Proceedings of the IEEE custom integrated circuits conference.New York,1999.395~401
[13] Lavafno L,Sangiovanni-vincentelli A.System-level design models and implementation techniques.In:Proceedings International Conference on Application of Concurrency to System Design.Piscata way,N J,1998.24~32
[14] Ashenden P J,Wilsey P A.Considerations on system-level behavioral and structural modeling extenaions to VHDL.In:Proceedings of the IEEE International Verilog HDL conference.Santa Clara,USA,1998.42~50
[15] Ghosh A,kunkel J,Liao S.Hardware synthesis from C/C++.In:Borrione D,Ernst R,eds.Design,Automation and Test in Europe Conference and Exhibition.Minich,Germany,1999.384~386
[16] Fleischmann J,Buchenrieder K,Kress R.Java driven codesign and prototyping of networked embedded systems.In:Proceedings of the 37th DAC.San Francisco,Calif,1999.794~797
[17] Chou P,Ortega R,Hines K,et al.IPCHINOOK:An integrated IP-based design framework for distributed embedded system.In:Proceedings of the 37th DAC.San Francisco,Calif,1999.44~49
[18] Liao S,Tjiang S,Gupta R.An efficient implementation of reactivity for modeling hardware in the scenic design environment.In:Proceedings of the 34th DAC.San Francisco,Calif,1997.70~75
[19] Martin G.Design methodologies for system level IP.In:Borrione D,Ernst R,eds.Proceedings Design,Automation and Test in Europe.Paris,1998.286~289
[20] Gopisetty R,Hsu K,Chakankar A.Methodology for process portable hard IP block creation using cell based array architecture.In:Proceedings Eleventh Annual IEEE International ASIC Conference.Rochester,1998.271~275
[21] Wingard D,Kurosawa A.Integration architecture for system-on-a-chip design.In:Proceedings of the IEEE custom integrated circuits conference.New York,1998.85~88
[22] Remaklus W.On-chip bus structure for custom core logic designs.In:Proceedings of the Wescon.Anaheim,1998.7~14
[23] Dalpasso M,Bogliolo A,Benini L.Specification and validation of distributed IP-based designs with JavaCAD.In:Proceedings of the Design,Automation and Test in Europe Conference and Exhibition.Minich,Germany,1999.684~688
[24] Agase J,Laurent B.Virtual component application and customization.In:Proceedings of the Design,Automation and Test in Europe Conference and Exhibition.Minich,Germany,1999.726~727
[25] Passerone R.Rowson J A.Automatic synthesis of interfaces between incompatible protocols.In:Proceedings of the 36th DAC.San Francisco,Calif,1998.8~13
[26] Smith J,Micheli G D.Automated composition of hardware components.In:Proceedings of the 35th DAC.San Francisco,Calif,1998.14~19
[27] Frank G A,Gray F G,Gopalakrishnan S,et al.Reuse of models and testbenches at different levels of abstract.In:Proceedings of the IEEE International Verilog HDL conference.Santa Clara,1998.130~137
[28] Chauhan P,Clarke E M,Lu Y,et al.Verifying IP-Core based system-on-chip design.In:Sridhar R,Buchner T,Krishnamurthy R K,eds.Proceedings of the 12thASIC/SOC Conference.Pittsburgh,USA,1999.27~29
[29] Lahiri K,Raghunathan A,Dey S.Fast performance analysis of bus-based system-on-chip communication.In:Proceedings of the CAD.Los Alamitos,Calif,1999.566~572

备注/Memo

备注/Memo:
第一作者:男, 1971年生, 博士研究生.
更新日期/Last Update: 2000-11-20