[1]孟凡生,朱恩,熊明珍,等.千兆以太网物理层时钟产生/倍频单片集成电路设计[J].东南大学学报(自然科学版),2004,34(2):152-156.[doi:10.3969/j.issn.1001-0505.2004.02.003]
 Meng Fansheng,Zhu En,Xiong Mingzhen,et al.Monolithic integrated clock generator/multiplier for gigabit Ethernet[J].Journal of Southeast University (Natural Science Edition),2004,34(2):152-156.[doi:10.3969/j.issn.1001-0505.2004.02.003]
点击复制

千兆以太网物理层时钟产生/倍频单片集成电路设计()
分享到:

《东南大学学报(自然科学版)》[ISSN:1001-0505/CN:32-1178/N]

卷:
34
期数:
2004年第2期
页码:
152-156
栏目:
电路与系统
出版日期:
2004-03-20

文章信息/Info

Title:
Monolithic integrated clock generator/multiplier for gigabit Ethernet
作者:
孟凡生 朱恩 熊明珍 王志功 孙玲
东南大学射频与光电集成电路研究所, 南京 210096
Author(s):
Meng Fansheng Zhu En Xiong Mingzhen Wang Zhigong Sun Ling
Institute of RF & OE-ICs, Southeast University, Nanjing 210096, China
关键词:
时钟产生/倍频 千兆以太网 锁相环 电荷泵 压控振荡器 分频器
Keywords:
clock generator/multiplier gigabit Ethernet PLL charge pump VCO frequency divider
分类号:
TN432;TN742
DOI:
10.3969/j.issn.1001-0505.2004.02.003
摘要:
给出了一个基于TSMC 0.18 μm CMOS工艺设计的千兆以太网物理层时钟产生/倍频单片集成电路.芯片采用电荷泵结构的锁相环实现,包括环形压控振荡器、分频器、鉴频鉴相器、电荷泵和环路滤波器等模块,总面积为1.1 mm×0.8 mm.采用1.8 V单电源供电,测得在负载为50 Ω时电路的输出功率大于5 dBm.芯片在PCB板上键合实现锁相环路的闭环测试,测得锁定范围为130 MHz; 当环路锁定在1 GHz时,振荡器输出信号的占空比为50.4%,rms抖动为5.4 ps,单边带相位噪声为-124 dBc/Hz@10 MHz.该电路适当调整可应用于千兆以太网IEEE802.3规范 1000BASE-X的物理层发信机设计.
Abstract:
A monolithic integrated clock generator/multiplier using TSMC 0. 18 μm CMOS technology for gigabit Ethernet has been realized and characterized. Based on charge pump phase locked loop(PLL)structure, the circuit consists of a voltage controlled oscillator(VCO), a divider, a phase/frequency detector, a charge pump, a loop filter, etc. The total chip size measures 1. 1 mm×0. 8 mm. At a supply voltage of 1. 8 V, the measured output power is more than 5 dBm based on 50 Ω load. The loop was closed through bonding. The measured locking range is approximately 130 MHz. At the locked frequency of 1 GHz the phase noise, duty cycle and rms jitter are measured to be -124 dBc/Hz@10MHz, 50. 4% and 5. 4 ps, respectively. This circuit can be adopted in the IEEE802.3 type 1000BASE-X transmitter after appropriate modification.

参考文献/References:

[1] Razavi Behzad. Design of analog CMOS integrated circuits [M].Singapore:McGraw-Hill,2001.482-579.
[2] Rhee W, Song B-S,Ali A.A 1.1 GHz CMOS fractional-N frequency synthesizer with a 3-b third-order ΔΣ modulator[J]. IEEE J Solid-State Circuits, 2000,35(10):1453-1460.
[3] Cong Hong-Ih, Logan Shawn M,Loinaz Marc J,et al.A 10-Gb/s 16:1 multiplexer and 10-GHz clock synthesizer in 0.25-μm SiGe BiCMOS [J]. IEEE J Solid-State Circuits,2001,36(12):1946-1952.
[4] Betancourt-Zamora R J, Lee T H.CMOS VCOs for frequency synthesis in wireless biotelemetry [A].In:Proceeding/Series-Proceeding-Article[C].New York,NY,USA:ACM Press,1998.91-94.
[5] 顾峥.超高速单片时钟恢复电路[D].南京:东南大学无线电工程系,2000.
[6] Park Chan-Hong, Kim Beomsup.A low-noise 900 MHz VCO in 0.6-μm CMOS [J]. IEEE J Solid-State Circuits, 1999,34(5):586-590.
[7] Hugues P. Low power single/dual frequency synthesizers:UMA1017M/1018M/1019M(AM)/1020M(AM)[EB/OL].http://www.semiconductors.philips.com/acrobat/applicationnotes/AN95102.pdf. 1995/2002-03-15.
[8] Rohde Ulrich L, Newkirk David P.RF/Microwave circuit design for wireless applications [M].New York:John Wiley & Sons Inc,2000.848-899.

备注/Memo

备注/Memo:
基金项目: 国家863计划资助项目(2001AA121074).
作者简介: 孟凡生(1977—),男,硕士生; 朱恩(联系人),博士,教授,博士生导师,zhuepro@seu.edu.cn.
更新日期/Last Update: 2004-03-20