[1]田俊,等.1.25 Gbit/s光接收机CMOS共栅前置放大器[J].东南大学学报(自然科学版),2004,34(5):574-577.[doi:10.3969/j.issn.1001-0505.2004.05.003]
 Tian Jun,Wang Zhigong,Liang Bangli,et al.1.25 Gbit/s CMOS common-gate preamplifier for optical receiver[J].Journal of Southeast University (Natural Science Edition),2004,34(5):574-577.[doi:10.3969/j.issn.1001-0505.2004.05.003]
点击复制

1.25 Gbit/s光接收机CMOS共栅前置放大器()
分享到:

《东南大学学报(自然科学版)》[ISSN:1001-0505/CN:32-1178/N]

卷:
34
期数:
2004年第5期
页码:
574-577
栏目:
电子科学与工程
出版日期:
2004-09-20

文章信息/Info

Title:
1.25 Gbit/s CMOS common-gate preamplifier for optical receiver
作者:
田俊1 2 王志功1 梁帮立1 冯军1 胡艳1 章丽1 熊明珍1 施毅2 郑有炓2
1 东南大学射频与光电集成电路研究所, 南京 210096; 2 南京大学物理系, 南京 210093
Author(s):
Tian Jun12 Wang Zhigong1 Liang Bangli1 Feng Jun1 Hu Yan1 Zhang Li1 Xiong Mingzhen1 Shi Yi2 Zheng Youdou2
1 Institute of RF & OE-ICs, Southeast University, Nanjing 210096, China
2 Physics Department, Nanjing University, Nanjing 210093, China
关键词:
前置放大器 CMOS工艺 有源电流负反馈 共栅结构
Keywords:
preamplifier CMOS technology active current negative feedback common-gate configuration
分类号:
TN722
DOI:
10.3969/j.issn.1001-0505.2004.05.003
摘要:
设计并实现了用于光纤用户网和千兆以太网光接收机的CMOS前置放大器.电路采用共栅结构取代常用的共源结构,大大降低了输入电阻,使得光检测器的寄生电容只影响非主极点,从而获得宽带.提出了一种优于电阻反馈的有源反馈,可获得比普通共栅结构更宽的带宽.测试结果表明,在输入805 μA的光电流时,电路的单端输出电压摆幅大于64 mV(峰-峰值),均方根抖动在36 ps以下,可稳定工作在1.25 Gbit/s的速率上.
Abstract:
A CMOS preamplifier for optical access network systems and gigabit Ethernet systems is realized. A common-gate topology other than a common-source one is adopted to reduce input resistance. As a result, the parasitic capacitance of photo detector(PD)can only shift the non-dominant pole and has neglectable impact on the dominant pole, which makes it possible to achieve a large bandwidth. Moreover, a novel active feedback branch, which is better than conventional resistive feedback network, is used to attain even wider bandwidth. The circuit has a single-ended output voltage larger than 64 mV(peak-to-peak)with an input photocurrent of 805 μA. The rms jitter is below 36 ps. According to above measurement results, the implemented preamplifier can operate well at standard bit rate of 1.25 Gbit/s.

参考文献/References:

[1] Vanisri T, Toumazou C.Integrated high frequency low-
  noise current-mode optical transimpedance preamplifier:theory and practice [J].IEEE J of Solid-State Circuits, 1995,30(6):677-685.
[2] 陶蕤,王志功,董毅,等.2.5 Gb/s CMOS光接收机跨阻前置放大器 [J].半导体光电,2001,22(3):177-180.
  Tao Rui,Wang Zhigong,Dong Yi,et al.A 2.5 Gbit/s CMOS transimpedance preamplifier for optical receiver [J].Semiconductor Optoelectronics, 2001,22(3):177-180.(in Chinese)
[3] 王蓉,王志功,柯锡明,等.InAlAs/InGaAs HEMT 跨阻前置放大器的设计与实现 [J].东南大学学报(自然科学版),2002,32(1):46-49.
  Wang Rong,Wang Zhigong,Ke Ximing,et al.Design and realization of an InAlAs/InGaAs HEMT transimpedance amplifiers [J].Journal of Southeast University(Natural Science Edition), 2002,32(1):46-49.(in Chinese)
[4] Toumazou C,Park S M.Wideband low noise CMOS transimpedance amplifier for gigaHertz operation [J]. Electronics Letters, 1996, 32(13):1194-1196.
[5] Martinez-Castillo J, Diaz-Sanchez A.Differential transimpedance amplifiers for communications systems based on common-gate topology [A].In: Proc of the 4th IEEE Int Caracas Conf Devices,Circuits and Systems [C].Aruba,2002.C027-1-C027-4.
[6] Baker S B,Toumazou C.Low noise CMOS common gate optical preamplifier using active feedback [J].Electronics Letters, 1998,34(23):2235-2237.
[7] Park S M,Yoo H-J.1.25-Gb/s regulated cascode CMOS transimpedance amplifier for gigabit ethernet applications [J].IEEE J of Solid-State Circuits, 2004,39(1):112-121.
[8] Park S M,Toumazou C.Gigahertz low noise CMOS transimpedance amplifier [A].In: Proc of 1997 IEEE Int Symp Circuits and Systems [C].Hong Kong,1997.209-212.
[9] Liang Bangli,Wang Zhigong,Tian Jun,et al.0.6 μm CMOS laser diode driver for optical access networks [J].Chinese Journal of Semiconductors, 2003,24(10):1021-1024.
[10] 梁帮立,王志功,田俊,等.155 Mbit/s 和622 Mbit/s 速率0.6 μm CMOS工艺光纤用户网专用集成电路的部分核心芯片 [J].高技术通讯,2003,13(10):1-4.
  Liang Bangli,Wang Zhigong,Tian Jun,et al.155 Mbit/s and 622 Mbit/s data speed ICs for optical access networks in 0.6 μm CMOS technology [J].High Technology Letters, 2003,13(10):1-4.(in Chinese)

相似文献/References:

[1]张翼,孟桥,李小梅,等.基于0.18 μm CMOS工艺的2 GS/s 6 bit数模转换器[J].东南大学学报(自然科学版),2012,42(5):837.[doi:10.3969/j.issn.1001-0505.2012.05.008]
 Zhang Yi,Meng Qiao,Li Xiaomei,et al.2 GS/s 6 bit DAC in 0.18 μm CMOS technology[J].Journal of Southeast University (Natural Science Edition),2012,42(5):837.[doi:10.3969/j.issn.1001-0505.2012.05.008]
[2]沈桢,朱恩,赵文虎,等.10 Gbit/s 0.18 μm CMOS 1:4分接集成电路[J].东南大学学报(自然科学版),2004,34(4):426.[doi:10.3969/j.issn.1001-0505.2004.04.002]
 Shen Zhen,Zhu En,Zhao Wenhu,et al.IC design of 10 Gbit/s 0.18 μm CMOS 1:4 DEMUX[J].Journal of Southeast University (Natural Science Edition),2004,34(5):426.[doi:10.3969/j.issn.1001-0505.2004.04.002]

备注/Memo

备注/Memo:
基金项目: 国家863计划资助项目(2002AA312240).
作者简介: 田俊(1976—), 男, 博士生; 王志功(联系人), 男, 博士, 教授, 博士生导师, zgwang@seu.edu.cn.
更新日期/Last Update: 2004-09-20