[1]张华,洪伟.不完整地参考面对高速互连耦合及串扰的影响分析[J].东南大学学报(自然科学版),2005,35(5):669-672.[doi:10.3969/j.issn.1001-0505.2005.05.003]
 Zhang Hua,Hong Wei.Analysis of coupling and crosstalk of high-speed interconnects on defected ground plane[J].Journal of Southeast University (Natural Science Edition),2005,35(5):669-672.[doi:10.3969/j.issn.1001-0505.2005.05.003]
点击复制

不完整地参考面对高速互连耦合及串扰的影响分析()
分享到:

《东南大学学报(自然科学版)》[ISSN:1001-0505/CN:32-1178/N]

卷:
35
期数:
2005年第5期
页码:
669-672
栏目:
电磁场与微波技术
出版日期:
2005-09-20

文章信息/Info

Title:
Analysis of coupling and crosstalk of high-speed interconnects on defected ground plane
作者:
张华 洪伟
东南大学无线电工程系, 南京 210096
Author(s):
Zhang Hua Hong Wei
Department of Radio Engineering, Southeast University, Nanjing 210096, China
关键词:
高速互连 不完整地参考面 信号完整性 耦合 串扰
Keywords:
high-speed interconnects defected ground plane signal integrity coupling crosstalk
分类号:
TN811
DOI:
10.3969/j.issn.1001-0505.2005.05.003
摘要:
为了研究非理想返回路径对耦合/串扰等信号完整性问题的影响,主要基于实验测试,并结合理论分析就不完整地参考面对高速互连线间耦合及具有共同返回路径的高速互连线间串扰的影响进行了理论和实验研究.实验结果表明:不完整地参考面的槽缝对微带线间耦合的影响至少增加了15 dB; 而在槽缝中设置旁路电容之后,线间耦合至少改善了15 dB以上; 不完整地参考面的槽缝使微带线间的串扰最多时增加了30 dB.因此高速互连线要获得良好的信号品质,保持传输线特性阻抗的连续性(保持互连线下方的参考面连续),尽量缩短地参考面电流返回路径,避免共同的信号返回路径是关键.由此总结出降低不完整地参考面高速互连线间耦合及串扰的设计规则.
Abstract:
To ascertain the influence of non-ideal ground return paths on signal integrity problems such as coupling and crosstalk, the effect of the defected ground plane on both coupling and crosstalk with common return paths between high-speed digital interconnects on the printed circuit boards(PCB)are investigated both theoretically and experimentally. The analysis is mainly based on experimental measurement in combination with theoretical analysis. The results show that the effect of the slot of defected ground plane on coupling between microstrip lines is enhanced by 15 dB at least; but when stitched capacitance is mounted on the slot, the coupling would be improved over 15 dB. The crosstalk between microstrip lines is worsened 30 dB at most with the slot on defected ground plane. Therefore, keeping the characteristic impedance of the transmission line in uniform(keeping continuity of the reference plane underneath the line)is the key to achieve a good signal quality. The size of return current path loop should be reduced as much as possible. The situation that signal return lines share a common path should be avoided. The design rules for reducing coupling/crosstalk between high-speed interconnects on the defected ground plane are derived from the results obtained.

参考文献/References:

[1] Liaw H-J,Merkelo H.Signal integrity issues at split ground and power planes[A].In:IEEE Electronic Components and Technology Conference[C].Orlando,FL,USA:IEEE Piscataway,1996,46(28-31):752-755.
[2] Liaw H-J,Merkelo H.Crossing the planes at high speed-signal integrity issues at split ground and power planes[J]. IEEE Circuits and Devices Magazine,1997,13(6):22-26.
[3] Lin Y H,Wu T L.Investigation of signal integrity quality and radiated emission of microstrip line on imperfect ground plane:FDTD analysis and measurement[A].In:IEEE International Symposium on Electromagnetic Compatibility[C].Mountred,Canada,2001,1(13-17):319-324.
[4] Agilent Note 1304-1.Evaluation microstrip with time domain reflectometry[EB/OL].http://www.agilent.com.2000/2005-04.
[5] Kuo C C,Lin Y H,Wu T L.Crosstalk characterization of high-speed interconnects in time-domain[A].In: IEEE International Symposium on Electromagnetic Compatibility[C].Montrealm,Que,Canada:Institute of Electronics Engineers Inc,2001,1(13-17):657-660.
[6] Li Er-Ping,Yuan Wei-Liang.Signal integrity simulation and analysis in high-speed interconnects by using FDTD[A].In: 3rd International Symposium on Electromagnetic Compatibility[C].New York,2002.268-271.
[7] Schuster C,Fichtner W.Parasitic modes on printed circuit boards and their effects on EMC and signal integrity[J]. IEEE Transactions on Electromagnetic Compatibility,2001,43(4):416-425.
[8] Fornberg P E,Byers A,May P M.FDTD modeling of printed circuit board signal integrity and radiation[A].In:IEEE International Symposium on Electromagnetic Compatibility[C].New York,2000,1(21-25):307-312.
[9] Vantis.High-speed board design techniques[EB/OL].http://www.amd.com.1997-08/2005-04.
[10] Roden J A,Archambeault B,Lyle R D.Effect of stitching capacitor distance for critical traces crossing split reference planes[A].In: IEEE International Symposium on Electromagnetic Compatibility[C].New York,2003,2(18-22):703-707.

备注/Memo

备注/Memo:
基金项目: 高技术研究发展计划(863计划)资助项目(2002AA123031)、国家自然科学基金重点资助项目(90307016).
作者简介: 张华(1974—),男,博士生; 洪伟(联系人),男,博士,教授,博士生导师,weihong@ccem.edu.cn.
更新日期/Last Update: 2005-09-20