[1]成本茂,王红,杨士元,等.基于可测性分析的高层次寄存器分配算法[J].东南大学学报(自然科学版),2008,38(3):396-400.[doi:10.3969/j.issn.1001-0505.2008.03.007]
 Cheng Benmao,Wang Hong,Yang Shiyuan,et al.High level register allocation algorithm based on testability analysis[J].Journal of Southeast University (Natural Science Edition),2008,38(3):396-400.[doi:10.3969/j.issn.1001-0505.2008.03.007]
点击复制

基于可测性分析的高层次寄存器分配算法()
分享到:

《东南大学学报(自然科学版)》[ISSN:1001-0505/CN:32-1178/N]

卷:
38
期数:
2008年第3期
页码:
396-400
栏目:
电子科学与工程
出版日期:
2008-05-20

文章信息/Info

Title:
High level register allocation algorithm based on testability analysis
作者:
成本茂 王红 杨士元 牛道恒 靳洋
清华大学自动化系,北京100084
Author(s):
Cheng Benmao Wang Hong Yang Shiyuan Niu Daoheng Jin Yang
Department of Automation, Tsinghua University, Beijing 100084, China
关键词:
高层次综合 寄存器分配 可测性 已调度数据流图
Keywords:
high level synthesis register allocation testability scheduled data flow graph
分类号:
TN74
DOI:
10.3969/j.issn.1001-0505.2008.03.007
摘要:
为了提高综合后电路的可测性,提出了一种面向电路可测性的寄存器分配方案.该方案首先从已调度的数据流图着手,建立了一种可用于高层次综合的行为级可测性分析方法:对算子模块的门级实现进行门级可测性分析,并进而抽象出算子的行为级可控性/可观性值; 在数据流图中,逐级计算出各节点变量的行为级可测性指标; 然后按照最大改善可测性指标的原则,进行寄存器分配.在标准电路上的实验表明,除了较小的面积开销外,电路的可测性优于所对照的其他2种方法.
Abstract:
A testability-oriented register allocation scheme is presented in this paper. The scheme begins from the scheduled data flow graph(SDFG), and an effective behavioral level testability measurement is given: after testability analysis done to the gate-level implementation of common operators, the behavioral controllability/observability of the operators is abstracted; Then behavioral testability of each node in SDFG is calculated step by step. Registers are allocated according to the rule of getting maximal improvement of testability. Experimental results on some benchmark circuits show that the proposed scheme can get higher fault coverage and better timing performance compared with other register allocation schemes at little area overhead.

参考文献/References:

[1] Wagner K D,Dey S.High-level synthesis for testability:a survey and perspective.[C] //Proc of 33rd Design Automation Conference.Las Vegas:IEEE,1996:131-136.
[2] Lee T C,Wolf W F,Jha N K,et al.Behavioral synthesis for easy testability in data path allocation[C] //Proc of International Conference on Computer Design.Cambridge:IEEE,1992:29-32.
[3] Lee T C.High level test synthesis of digital VLSI circuit[M].Boston/London:Atech House,1997.
[4] Bhatia S,Jha N K.Genesis:a behavioral synthesis system for hierarchical testability[C] //Proc of European Design and Test Conference.Paris:IEEE,1994:272-276.
[5] Safari S,Esmaeilzadeh H,Jahangir A H.A novel improvement technique for high-level test synthesis [C] //Proc of IEEE International Symposium on Circuits and Systems.Bangkok:Institute of Electrical and Electronics Engineers Inc,2003:609-612.
[6] Safari S,Jahangir A H,Esmaeilzadeh H.A parameterized graph-based framework for high-level test synthesis[J].Integration-the Vlsi Journal,2006,39(4):363-381.
[7] Li L,Wei S J,Yang Z L.Resource allocation in high-level synthesis with the reduction of hard-to-test structure[J]. Chinese Journal of Electronics,2000,9(4):369-374.
[8] 李杰,李锐,卜爱国,等.一种减少BIST测试资源的高级寄存器分配算法[J].电路与系统学报,2006(6):91-95.
  Li Ji,Li Rui,Bu Aiguo,et al.A high level register allocation algorithm for minimizing BIST test resources[J].Journal of Circuits and Systems,2006(6):91-95.(in Chinese)
[9] Goldstein L H.Controllability/observability analysis of digital circuits[J]. IEEE Transactions on Circuits and Systems,1979(9):685-693.
[10] Ravikumar C P,Joshi H.HISCOAP:a hierarchical testability analysis tool[C] //Proc of 8th International Conference on VLSI Design.New Delhi:IEEE,1995:272-277.
[11] Paulin P G,Knight J P,Girczyc E F.HAL:a multi-paradigm approach to automatic data path synthesis[C] //Proc of Design Automatic Conference.Las Vegas:IEEE,1989:263-270.

备注/Memo

备注/Memo:
作者简介: 成本茂(1968—),男,博士生; 杨士元(联系人),男,教授,博士生导师,ysy-dau@tsinghua.edu.cn.
基金项目: 国家重点基础研究发展计划(973计划)资助项目(2005CB321604)、国家自然科学基金资助项目(60633060).
引文格式: 成本茂,王红,杨士元,等.基于可测性分析的高层次寄存器分配算法[J].东南大学学报:自然科学版,2008,38(3):396-400.
更新日期/Last Update: 2008-05-20