[1]周芳,吴宁,张颖,等.面向传输延时的片上网络缓冲区分配算法[J].东南大学学报(自然科学版),2011,41(1):11-15.[doi:10.3969/j.issn.1001-0505.2011.01.003]
 Zhou Fang,Wu Ning,Zhang Ying,et al.Delay-aware buffer allocation algorithm for network on chip[J].Journal of Southeast University (Natural Science Edition),2011,41(1):11-15.[doi:10.3969/j.issn.1001-0505.2011.01.003]
点击复制

面向传输延时的片上网络缓冲区分配算法()
分享到:

《东南大学学报(自然科学版)》[ISSN:1001-0505/CN:32-1178/N]

卷:
41
期数:
2011年第1期
页码:
11-15
栏目:
计算机科学与工程
出版日期:
2011-01-20

文章信息/Info

Title:
Delay-aware buffer allocation algorithm for network on chip
作者:
周芳吴宁张颖葛芬
(南京航空航天大学信息科学与技术学院, 南京 210016)
Author(s):
Zhou FangWu NingZhang YingGe Fen
(College of Information Science and Technology,Nanjing University of Aeronautics and Astronautics,Nanjing 210016,China)
关键词:
片上网络缓冲区分配模拟退火算法
Keywords:
network on chip buffer allocation simulated annealing algorithm
分类号:
TP301
DOI:
10.3969/j.issn.1001-0505.2011.01.003
摘要:
针对优化片上网络数据包传输延时的问题,提出了一种在缓冲资源限制条件下的缓冲区分配算法.该算法在建立二维网格结构的片上网络通信模型的基础上,依据各节点之间的通信流量,估算出节点中各输入通道的负载大小,再根据其负载情况采用模拟退火算法实现缓冲区资源的分配.实验结果表明,该算法可以更加合理地分配缓冲区资源,有效降低数据的传输延时.在均匀通信流量下,可降低传输延时11.3%~56.4%; 在单热点通信流量和双热点通信流量下,可分别降低传输延时13.2%~76.9%和13.7%~79.1%.
Abstract:
On the finite buffer resources in network on chip, a buffer allocation algorithm is proposed to minimize the average delay of packet. Based on the model of communication performance for 2D mesh NoC(network on chip), the proposed algorithm first estimates the load on each input channel in different routers across the chip by the traffic characteristics. Then, it uses simulated annealing algorithm to allocate the resources according to the distribution of the load on all the channels. Simulation results show that the buffer allocation is more reasonable and smaller average packet latency can be achieved. For uniform traffic, this algorithm can get packet latency 11. 3% to 56. 4% less than those by uniform allocation. For one hotspot traffic and two hotspot traffic, 13. 2% to 76. 9% and 13. 7% to 79. 1% delay can be reduced respectively.

参考文献/References:

[1] Hu Jingcao.Design methodologies for application specific Networks-on-Chip [D].Pittsburgh,USA:Carnegie Institute of Technology,Carnegie Mellon University,2005.
[2] Marculescu R,Ogras U Y,Li-Shiuan P,et al.Outstanding research problems in NoC design:system,microarchitecture,and circuit perspectives [J].IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2009,28(1):3-21.
[3] Liu Youyao,Tan Yaodong,Hang Jungang.Key problems on Network-on-Chip [C]//10th IEEE International Conference on Computer-Aided Design and Computer Graphics.Beijing,2007:549-552.
[4] Ogras U Y,Hu Jingcao,Marculescu R.Key research problems in NoC design:a holistic perspective [C]//Proceedings of the 3rd IEEE/ACM/IF IP International Conference on Hardware/Software Co-Design and System Synthesis.Jersey City,NJ,USA,2005:69-74.
[5] Dally W J,Towles B.Route packets,not wires:on-chip interconnection networks [C]//Proceedings of DAC.Las Vegas,Nevada,USA,2001:683-689.
[6] Guerrier P,Greiner A.A generic architecture for on chip packet-switched interconnections [C]//Proceedings of DATE.Paris,France,2000:250-256.
[7] Wu Ning,Ge Fen,Wang Qi.Simulation and performance analysis of network on chip architectures using OPNET [C]//7th International Conference on ASIC.Guilin,China,2007:1285-1288.
[8] Hu Jingcao,Ogras U Y,Marculescu R.System level buffer allocation for application specific networks-on-chip router design [J].IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2006,25(12):2919-2933.
[9] Yin Shouyi,Liu Leibo,Wei Shaojun.Buffer planning for application-specific networks-on-chip design [J].Science China Information Sciences,2009,52(4):547-558.
[10] Yin Shouyi,Liu Leibo,Wei Shaojun.Optimizing buffer usage for Networks-on-Chip Design [C]//2009 International Conference on Communications,Circuits and Systems.Milpitas,CA,USA,2009:981-985.
[11] Yin Yaming,Chen Shuming.An application-specific buffer allocation algorithm for Network-on-Chip [C]//8th International Conference on ASIC.Changsha,China,2009:439-442.
[12] Coenen M,Murali S,Radulesu A,et al.A buffer-sizing algorithm for networks on chip using TDMA and credit-based end-to-end flow control [C]//4th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis.Seoul,South Korea,2006:130-135.

相似文献/References:

[1]周芳,吴宁,周磊,等.面向低功耗的片上网络虚通道分配算法[J].东南大学学报(自然科学版),2013,43(2):263.[doi:10.3969/j.issn.1001-0505.2013.02.007]
 Zhou Fang,Wu Ning,Zhou Lei,et al.Low-power-aware virtual channel allocation algorithm for network on chip[J].Journal of Southeast University (Natural Science Edition),2013,43(1):263.[doi:10.3969/j.issn.1001-0505.2013.02.007]
[2]周芳,吴宁,叶云飞,等.一种多重约束下的NoC电压频率岛划分方法[J].东南大学学报(自然科学版),2014,44(6):1131.[doi:10.3969/j.issn.1001-0505.2014.06.007]
 Zhou Fang,Wu Ning,Ye Yunfei,et al.A NoC voltage-frequency islands partition method with multi-constraints[J].Journal of Southeast University (Natural Science Edition),2014,44(1):1131.[doi:10.3969/j.issn.1001-0505.2014.06.007]

备注/Memo

备注/Memo:
作者简介:周芳(1979—),女,博士生;吴宁(联系人),女,教授,博士生导师,wunee@nuaa.edu.cn.
基金项目:国家自然科学基金资助项目(61076019)、江苏省自然科学基金资助项目(BK2008387)、南京航空航天大学基本科研业务费专项科研资助项目(NS2010115).
引文格式: 周芳,吴宁,张颖,等.面向传输延时的片上网络缓冲区分配算法[J].东南大学学报:自然科学版,2011,41(1):11-15.[doi:10.3969/j.issn.1001-0505.2011.01.003]
更新日期/Last Update: 2011-01-20