参考文献/References:
[1] Sun Weifeng,Wu Hong,Shi Longxing,et al.On-resistance degradation under different stress condition in high voltage pLEDMOS transistors and an improved method[J].Journal of Semiconductors,2008,29(2):214-218.
[2] 郝跃,刘红侠.微纳米MOS器件可靠性与失效机理[M].北京:科学出版社,2008:1-6.
[2] Sun Weifeng,Wu Jianhui,Yi Yangbo,et al.High-voltage power integrated circuit technology using bulk-silicon for plasma display panels data driver IC[J].Microelectron Eng,2004,71(1):112-118.
[4] Kim J,Roh T M,Kimet S G,et al.High-voltage power integrated circuit technology using SOI for driving plasma display panels[J].IEEE Trans Electron Devices,2001,48(6):1256-1259.
[5] Sun Weifeng,Wu Hong,Shi Longxing,et al.On-resistance degradations for different stress conditions in high-voltage pLEDMOS transistor with thick gate oxide[J].IEEE Electron Device Letters,2007,28(7):631-633.
[6] Lee S K,Kim C J,Kim J H,et al.Optimization of safe-operating-area using two peaks of body-current in submicron LDMOS transistors[C]//Proceedings of ISPSD.Osaka,Japan,2001:287-290.
[7] Huang D H,King E E,Palkut L J.Characterization of hot-carrier-induced degradation in p-channel MOSFET’s by total injected charge techniques[C]//IEEE Reliability Physics Symposium.San Jose,CA,USA,1994:31-41.
[8] Chen J F,Tian K S,Chen S Y,et al.On-resistance degradation induced by hot-carrier injection in ldmos transistors with STI in the drift region[J].IEEE Electron Device Letters,2008,29(9):1071-1073.
[9] Chen J F,Tian K S,Chen S Y,et al.An investigation on anomalous hot-carrier-induced on-resistance reduction in n-type ldmos transistors[J].IEEE Trans on Device and Materials Reliability,2009,9(3):459-463.
[10] Goud C B,Bhat K N.Two-dimensional analysis and design considerations of high-voltage planar junctions equipped with field plate and guard ring[J].IEEE Trans Electron Devices,1991,38(6):1497-1504.