[1]刘文松,朱恩,王健,等.JPEG2000全并行位平面编码器的VLSI设计验证[J].东南大学学报(自然科学版),2011,41(6):1132-1136.[doi:10.3969/j.issn.1001-0505.2011.06.003]
 Liu Wensong,Zhu En,Wang Jian,et al.Design and verification of the parallel architecture of the bit plane coder in JPEG2000[J].Journal of Southeast University (Natural Science Edition),2011,41(6):1132-1136.[doi:10.3969/j.issn.1001-0505.2011.06.003]
点击复制

JPEG2000全并行位平面编码器的VLSI设计验证()
分享到:

《东南大学学报(自然科学版)》[ISSN:1001-0505/CN:32-1178/N]

卷:
41
期数:
2011年第6期
页码:
1132-1136
栏目:
电路与系统
出版日期:
2011-11-20

文章信息/Info

Title:
Design and verification of the parallel architecture of the bit plane coder in JPEG2000
作者:
刘文松1朱恩1王健2徐龙涛1黄宁1
(1东南大学射频与光电集成电路研究所,南京210096)
(2中国科学院自动化研究所,北京100190)
Author(s):
Liu Wensong1Zhu En1Wang Jian2Xu Longtao1Huang Ning1
(1Institute of RF and OE-ICs, Southeast University, Nanjing 210096, China)
(2Institute of Automation, Chinese Academy of Sciences, Beijing 100190, China)
关键词:
JPEG2000 位平面编码 通道并行 位平面并行 VLSI
Keywords:
JPEG2000 (joint photographic experts group 2000) BPC (bit plane coder) pass parallel bit plane parallel VLSI (very large scale integration)
分类号:
TN47
DOI:
10.3969/j.issn.1001-0505.2011.06.003
摘要:
研究了JPEG2000位平面编码器的算法和全并行电路结构.以单列样本点作为数据单元,分析了通道编码过程中数据的关联性.只需缓存前一列样本点的显著性状态信息,并读取当前列和后续2列的原始数据,便可在一个编码窗口内完成当前列的通道和位平面并行编码; 每次仅需读入一列新的数据,即可实现编码循环.据此设计了三级流水线的全并行电路结构,仅需259个周期就可处理完32×32的小波子带,同时保持了较低的硬件开销.FPGA综合结果表明,系统时钟可以综合到76.355 MHz,达到301.9Mcoefficient/sec的处理能力,可满足现有图像实时处理要求.
Abstract:
The algorithm and parallel architecture of the bit plane coder (BPC) in joint photographic experts group 2000(JPEG2000) is studied. The data dependence in the coding passes is analyzed with a column regarded as the basic data unit. It’s discovered that when the significance states of a former column are cached, and the original coefficients of the current column and the next two columns are ready, the parallel coding in one coding window between passes and bit planes is possible. After that, the loop-coding can be realized with a new column read in each time. Based on this conclusion, the parallel architecture with a 3 stages pipeline is designed, which can process 32×32 wavelet sub-band within 259 cycles and keep a low hardware cost. The synthesis results on FPGA (field programmable gate array) show that the system frequency can reach 76. 355 MHz, and the throughput is 301. 9Mcoefficient/sec. The real-time image-process can be satisfied.

参考文献/References:

[1] Taubman D, Marcellin M. JPEG2000 image compression fundamentals, standards and practice [M]. Norwell, MA, USA: Kluwer Academic Publishers, 2001.
[2] Taubman D. High performance scalable image compression with EBCOT[J]. IEEE Transactions on Image Processing, 2000, 9(7): 1158-1170.
[3] Taubman D, Ordentkich E, Weinberger M, et al. Embedded block coding in JPEG 2000[C]// IEEE International Conference on Image Processing. Vancouver, Canada, 2000: 33-36.
[4] Andra K, Chakrabarti C, Acharya T. A high performance JPEG 2000 architecture[J]. IEEE Transactions on Circuits and System for Video Technology, 2003, 13(3):209-218.
[5] Chiang J S, Lin Y S, Hsieh C Y. Efficient pass-parallel architecture for EBCOT in JPEG 2000[C]// IEEE International Symposium on Circuits and Systems. Phoenix, AZ, USA, 2002: 773-776.
[6] Lian C J, Chen K F, Chen H H, et al. Analysis and architecture design of block-coding engine for EBCOT in JPEG 2000[J]. IEEE Transactions on Circuits and System for Video Technology, 2003, 13(3):219-230.
[7] 刘凯, 李云松, 吴成柯. 高性能的EBCOT编码及其VLSI结构 [J]. 软件学报, 2006, 17(7):1553-1560.
  Liu Kai, Li Yunsong, Wu Chengke. A high performance EBCOT coding and its VLSI architecture [J]. Journal of Software, 2006, 17(7):1553-1560.(in Chinese)
[8] Minsoo R, In-Cheol P. Memory-less bit-plane coder architecture for JPEG2000 with concurrent column-stripe coding[C]//IEEE International Conference on Image Processing. Cairo, Egypt, 2009: 2673-2676.
[9] 刘凯, 李云松, 郭杰. 高性能EBCOT编码加速算法及其实现结构[J]. 西安电子科技大学学报, 2010, 37(4):587-593.
  Liu Kai, Li Yunsong, Guo Jie. High performance EBCOT algorithm and VLSI architecture[J]. Journal of Xidian University: 2010, 37(4):587-593.(in Chinese)

备注/Memo

备注/Memo:
作者简介: 刘文松(1983—),男,博士生; 朱恩(联系人),男,博士,教授,博士生导师,zhuenpro@seu.edu.cn.
基金项目: 国家高技术研究发展计划(863计划)资助项目(2009AA11Z219).
引文格式: 刘文松,朱恩,王健,等.JPEG2000全并行位平面编码器的VLSI设计验证[J].东南大学学报:自然科学版,2011,41(6):1132-1136. [doi:10.3969/j.issn.1001-0505.2011.06.003]
更新日期/Last Update: 2011-11-20