[1]张翼,孟桥,李小梅,等.基于0.18 μm CMOS工艺的2 GS/s 6 bit数模转换器[J].东南大学学报(自然科学版),2012,42(5):837-842.[doi:10.3969/j.issn.1001-0505.2012.05.008]
 Zhang Yi,Meng Qiao,Li Xiaomei,et al.2 GS/s 6 bit DAC in 0.18 μm CMOS technology[J].Journal of Southeast University (Natural Science Edition),2012,42(5):837-842.[doi:10.3969/j.issn.1001-0505.2012.05.008]
点击复制

基于0.18 μm CMOS工艺的2 GS/s 6 bit数模转换器()
分享到:

《东南大学学报(自然科学版)》[ISSN:1001-0505/CN:32-1178/N]

卷:
42
期数:
2012年第5期
页码:
837-842
栏目:
信息与通信工程
出版日期:
2012-09-20

文章信息/Info

Title:
2 GS/s 6 bit DAC in 0.18 μm CMOS technology
作者:
张翼 孟桥 李小梅 唐凯
东南大学射频与光电集成电路研究所,南京 210096
Author(s):
Zhang Yi Meng Qiao Li Xiaomei Tang Kai
Institute of RF and OE-ICs, Southeast University, Nanjing 210096,China
关键词:
数模转换器 超高速 超宽带 CMOS工艺 分段电流舵
Keywords:
digital-to-analog converter ultra-high-speed ultra-wideband CMOS technology segmented current steering
分类号:
TN911
DOI:
10.3969/j.issn.1001-0505.2012.05.008
摘要:
根据现代通信越来越高的传输速率和宽带要求,设计了一个可用于超宽带系统的无修正2GS/s,6 bit数模转换器.该转换器采用4+2的分段译码电流舵结构,其中高4位采用温度计码,低2位采用二进制码.在对关键单元电路进行了设计和分析之后,在中芯国际0.18 μm CMOS工艺下完成电路的版图设计和流片,芯片面积为975 μm×775 μm.对芯片进行的键合测试表明,其微分非线性为0.11 LSB,积分非线性为0.25 LSB; 当采样时钟频率为2 GHz,输入信号频率为13.3 MHz时,无杂散动态范围为52.1 dB,功耗为79 mW.
Abstract:
According to the higher and higher transmission rate and broadband requirement of modern communication, the design and implementation of a 2 GS/s,6 bit DAC(digital-to-analog converter)without calibration used for the ultra-wideband(UWB)system is presented. This DAC is based on current steering architecture, and is segmented with a 4 bit unary and 2 bit binary. After a design and analysis of key cell circuit, the layout was designed and taped out in SMIC(semiconductor manufacturing international corporation)0.18 μm CMOS process, and the chip area is 975 μm×775 μm. The wafer bonding test results show that the DNL(differential nonlinearity)is 0.11 LSB, INL(integral nonlinearity)is 0.25 LSB. The DAC can achieve an SFDR(spurious free dynamic range)of 52.1 dB under a clock frequency of 2 GHz with an input signal frequency of 13.3 MHz, while the power consumption is 79 mW.

参考文献/References:

[1] Wu Xu,Palmers P,Steyaert M.A 130 nm CMOS 6-bit full nyquist 3GS/s DAC [J].IEEE Journal of Solid-State Circuit,2008,43(11):2396-2403.
[2] Wu Xu,Steyaert M.A 90nm CMOS 5-bit 2GS/s DAC for UWB transceivers [C] //2010 IEEE International Conference on Ultra-Wideband.Nanjing,China,2010:233-236.
[3] Chen Ren-Li,Chang Soon-Jyh.A 5-bit 1.35-GSPS DAC for UWB transceivers [C] //2009 IEEE International Conference on Ultra-Wideband.Vancouver,Canada,2009:175-179.
[4] Kwon Yi-Gi,Lee Seung-Hoon,Jeon Young-Deuk,et al.A 6b 1.4GS/s 11.9 mW 0.11 mm2 65 nm CMOS DAC with a 2-D INL bounded switching scheme [C] //2010 International SoC Design Conference.Incheon,Korea,2010:198-200.
[5] Bosch Anne,Borremans Mac,Steyaert Michel,et al.A 10-bit 1-GSample/s Nyquist current-steering CMOS D/A Converter [J].IEEE Journal of Solid-State Circuit,2001,36(3):315-324.
[6] Luo Lei,Ren Junyan.An 8-bit 700MS/s current-steering DAC [C] //Proceedings of 9th International Conference on Solid-State and Integrated-Circuit Technology.Beijing,China,2008,10:1925-1928.
[7] 朱樟明,李亚妮,杨银堂.一种1.8V 10位120MS/s CMOS电流舵D/A转换器IP核 [J].半导体学报,2008,29(3):588-591.
  Zhu Zhangming,Li Yani,Yang Yintang.An embedded 1.8V 10bit 120MS/s CMOS current steering digital-to-analog converter IP core[J].Journal of Semiconductors,2008,29(3):588-591.(in Chinese)
[8] Cong Yonghua,Geiger L.Formulation of INL and DNL yield estimate on incurrent-steering D/A converter [C] //IEEE International Symposium on Circuit and Systems.Scottsdale,Arizona,USA,2002,3:149-152.
[9] Wikner Jacob,Tan Nianxiong.Modeling of CMOS digital-to-analog converters for telecommunication [J].IEEE Transactions on Circuits and Systems-II:Analog and Digital Signal Processing,1999,46(5):489-499.
[10] Seo Dongwon,McAllister Gene.A low-spurious low-power 12-bit 160-MS/s DAC in 90-nm CMOS for baseband wireless transmitter [J].IEEE Journal of Solid-State Circuit,2007,42(3):486-495.
[11] Doris Konstantionos,Roermund Arthur,Leenaerts Domine.Wide-bandwidth high dynamic range D/A converters[M].Dordrecht,The Netherlands:Springer,2006.
[12] Hodges Davia,Jackson Horace,Saleh Resve. Analysis and design of digital integrated circuits in deep submicron technology [M].Boston,USA:Mc Graw Hill Higher Education,2004.

备注/Memo

备注/Memo:
作者简介: 张翼(1985—),男,博士生; 孟桥(联系人),男,博士,教授,博士生导师,mengqiao@seu.edu.cn.
引文格式: 张翼,孟桥,李小梅,等.基于0.18 μm CMOS工艺的2 GS/s 6 bit数模转换器[J].东南大学学报:自然科学版,2012,42(5):837-842. [doi:10.3969/j.issn.1001-0505.2012.05.008]
更新日期/Last Update: 2012-09-20