[1]唐路,等.DAB射频接收机中的高性能电荷泵设计[J].东南大学学报(自然科学版),2012,42(6):1047-1051.[doi:10.3969/j.issn.1001-0505.2012.06.005]
 Tang Lu,Wang Zhigong,et al.Design of high performance charge pump for DAB RF tuner[J].Journal of Southeast University (Natural Science Edition),2012,42(6):1047-1051.[doi:10.3969/j.issn.1001-0505.2012.06.005]
点击复制

DAB射频接收机中的高性能电荷泵设计()
分享到:

《东南大学学报(自然科学版)》[ISSN:1001-0505/CN:32-1178/N]

卷:
42
期数:
2012年第6期
页码:
1047-1051
栏目:
电路与系统
出版日期:
2012-11-20

文章信息/Info

Title:
Design of high performance charge pump for DAB RF tuner
作者:
唐路1 2 王志功1 2 朱存良1 徐建1 2 俞菲2
1 东南大学射频与光电集成电路研究所,南京 210096; 2 东南大学信息科学与工程学院,南京 210096
Author(s):
Tang Lu1 2 Wang Zhigong1 2 Zhu Cunliang1 Xu Jian1 2 Yu Fei2
1 Institute of RF-& OE-ICs, Southeast University, Nanjing 210096, China
2 School of Information Science and Engineering, Southeast University, Nanjing 210096, China
关键词:
电荷泵 锁相环 电流失配 运算放大器
Keywords:
charge pump phase-locked loop current mismatch operational amplifier
分类号:
TN432
DOI:
10.3969/j.issn.1001-0505.2012.06.005
摘要:
实现了一种用于DAB数字广播射频接收机的改进型电荷泵电路.电路核心部分采用带有运算放大器的改进型的共源共栅极电流镜结构实现, 以改善电荷泵的电流匹配度.电荷泵中的带隙基准源采用自偏置宽摆幅电流镜结构以增加输出电压的范围.电荷泵中的运算放大器采用叠式共源共栅极结构以获得更大的输入共模范围与更高的增益.芯片采用0.18 μm CMOS工艺实现.测试结果显示,电荷泵的电流为0.3 mA.电流失配率在0.3~1.6 V输出电压范围内小于1%.在1.8 V供电电压下,芯片功耗约为4 mW.实验结果显示,所设计的电路结构实现了充放电电流的匹配,且功耗较低.
Abstract:
A type of improved charge pump for digital audio broadcasting(DAB)radio frequency(RF)tuner is realized. An improved cascode current mirror with operational amplifier is used to enable the charge pump current to be well matched in the core part of the proposed circuit. The self-biasing wide-swing current mirror is adopted in the band-gap of the proposed charge pump to offer a wider range output voltage. The folded operational amplifier in the circuit is realized with folded cascode topology for wider common-mode input range and higher gain. The chip is realized in 0.18 μm complementary metal oxide semiconductor(CMOS)process. Measurement results show that the charge pump current is 0.3 mA. The measured current mismatching can be less than 1% in the output voltage range of 0.3 to 1.6 V. The power consumption is 4 mW under a 1.8 V supply voltage. The experimental results show that the proposed topology structure has realized the match of the charge and discharge current and the lower power consumption.

参考文献/References:

[1] 周建政,王志功,李莉,等.DRM接收机射频前端芯片的频率规划设计[J].高技术通讯,2008,18(5):480-486.
  Zhou Jianzheng,Wang Zhigong,Li Li,et al.Frequency planning of RF front-end for DRM receivers [J].Chinese High Technology Letters, 2008,18(5):480-486.(in Chinese)
[2] Musa A,Murakami R,Sato T,et al.A low phase noise quadrature injection locked frequency synthesizer for MM-wave applications [J].IEEE Journal of Solid-State Circuits, 2011,46(11):2635-2649.
[3] Hwang M S,Kim J,Jeong D K.Reduction of pump current mismatch in charge-pump PLL [J].Electronics Letters, 2009,45(3):135-136.
[4] Yin Xizhen,Xiao Shimao,Jin Yuhua,et al.A constant loop bandwidth fractional-N frequency synthesizer for GNSS receivers [J].Journal of Semiconductors,2012,33(4):045007.
[5] Tang Lu,Wang Zhigong,Xue Hong,et al.A low-jitter RF PLL frequency synthesizer with high-speed mixed-signal down-scaling circuits [J].Journal of Semiconductors, 2010,31(5):055008.
[6] Gardner F M.Charge-pump phase-lock loops [J].IEEE Transactions on Communications, 1980,28(11): 1849-1858
[7] Rhee W.Design of high performance CMOS charge pumps in phase-locked-loops [C] //Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI. Orlando,FL,USA,1999,2:545-548.
[8] Huang Q T,Rogenmoser R.Speed optimization of edge-triggered CMOS circuits for gigahertz single-phase clocks [J].IEEE Journal of Solid-State Circuits, 1996,31(3):456-465.
[9] Wang C C,Wu J C.Efficiency improvement in charge pump circuits [J].IEEE Journal of Solid-State Circuits, 1997,32(6):852-860.
[10] Johns D,Martin K.Analog integrated circuit design [M].New York:John Wiley & Sons,1997:266-273.
[11] 薛红,李智群,王志功,等.低杂散锁相环中的电荷泵设计[J].半导体学报,2007,28(12):1988-1992.
  Xue Hong,Li Zhiqun,Wang Zhigong,et al.A charge pump design for low-spur PLL [J].Chinese Journal of Semiconductors, 2007,28(12):1988-1992.(in Chinese)

相似文献/References:

[1]孟凡生,朱恩,熊明珍,等.千兆以太网物理层时钟产生/倍频单片集成电路设计[J].东南大学学报(自然科学版),2004,34(2):152.[doi:10.3969/j.issn.1001-0505.2004.02.003]
 Meng Fansheng,Zhu En,Xiong Mingzhen,et al.Monolithic integrated clock generator/multiplier for gigabit Ethernet[J].Journal of Southeast University (Natural Science Edition),2004,34(6):152.[doi:10.3969/j.issn.1001-0505.2004.02.003]
[2]应鹏魁,吴乐南.一种新的MPPSK调制解调器实现结构[J].东南大学学报(自然科学版),2012,42(2):204.[doi:10.3969/j.issn.1001-0505.2012.02.002]
 Ying Pengkui,Wu Lenan.New scheme of MPPSK modem[J].Journal of Southeast University (Natural Science Edition),2012,42(6):204.[doi:10.3969/j.issn.1001-0505.2012.02.002]
[3]万维俊,刘斯扬,孙虎,等.高栅压低漏压条件下FG-pLEDMOS的热载流子退化机理[J].东南大学学报(自然科学版),2012,42(1):25.[doi:10.3969/j.issn.1001-0505.2012.01.005]
 Wan Weijun,Liu Siyang,Sun Hu,et al.Mechanism of hot-carrier induced degradation in FG-pLEDMOS under high gate voltage low drain voltage stress[J].Journal of Southeast University (Natural Science Edition),2012,42(6):25.[doi:10.3969/j.issn.1001-0505.2012.01.005]
[4]杨成,李宏生,陈建元,等.基于傅里叶解调算法的硅微陀螺仪控制系统设计与试验[J].东南大学学报(自然科学版),2014,44(3):550.[doi:10.3969/j.issn.1001-0505.2014.03.018]
 Yang Cheng,Li Hongsheng,Chen Jianyuan,et al.Design and test of silicon micromachined gyroscope control system based on Fourier demodulation algorithm[J].Journal of Southeast University (Natural Science Edition),2014,44(6):550.[doi:10.3969/j.issn.1001-0505.2014.03.018]

备注/Memo

备注/Memo:
作者简介: 唐路(1980—),男,博士,讲师,lutang2k@seu.edu.cn.
基金项目: 国家自然科学基金资助项目(61106024, 61201176)、教育部高等学校博士学科点专项科研基金资助项目(20090092120012)、东南大学科技研究计划资助项目(KJ2010402).
引文格式: 唐路,王志功,朱存良,等.DAB射频接收机中的高性能电荷泵设计[J].东南大学学报:自然科学版,2012,42(6):1047-1051. [doi:10.3969/j.issn.1001-0505.2012.06.005]
更新日期/Last Update: 2012-11-20