[1]蔡志匡,徐亮,任力争,等.基于MRV原理的锁相环抖动BIST电路优化与实现[J].东南大学学报(自然科学版),2014,44(3):482-486.[doi:10.3969/j.issn.1001-0505.2014.03.006]
 Cai Zhikuang,Xu Liang,Ren Lizheng,et al.Optimization and implementation of PLL jitter BIST circuit based on MRV technique[J].Journal of Southeast University (Natural Science Edition),2014,44(3):482-486.[doi:10.3969/j.issn.1001-0505.2014.03.006]
点击复制

基于MRV原理的锁相环抖动BIST电路优化与实现()
分享到:

《东南大学学报(自然科学版)》[ISSN:1001-0505/CN:32-1178/N]

卷:
44
期数:
2014年第3期
页码:
482-486
栏目:
电路与系统
出版日期:
2014-05-16

文章信息/Info

Title:
Optimization and implementation of PLL jitter BIST circuit based on MRV technique
作者:
蔡志匡徐亮任力争许浩博时龙兴
东南大学国家专用集成电路系统工程技术研究中心, 南京 210096
Author(s):
Cai Zhikuang Xu Liang Ren Lizheng Xu Haobo Shi Longxing
National ASIC System Engineering Research Center, Southeast University, Nanjing 210096, China
关键词:
锁相环 内建自测试 多精度游标 抖动 游标延时链 游标振荡器
Keywords:
phase-locked loop(PLL) built-in self-test(BIST) multi-resolution vernier(MRV) jitter vernier delay line(VDL) vernier ring oscillator(VRO)
分类号:
TN47
DOI:
10.3969/j.issn.1001-0505.2014.03.006
摘要:
为解决传统基于游标原理锁相环片上抖动测量电路的问题,提出了一种基于多精度游标(MRV)原理的锁相环抖动内建自测试技术.该原理不仅能够大幅降低测量电路面积,同时能够有效保证测量精度,减少锁相环(PVT)的影响.将MRV原理运用在游标延时链(VDL)和游标振荡器(VRO)2种典型技术上.在VDL方案中,由单级延时链改进为两级延时链,分别采用粗细2种不同分辨率的延时单元;在VRO方案中,根据待测信号的范围,通过改变振荡器的控制信号,测量电路动态选择相应的分辨率.在TSMC 130nm 工艺下,分别对2种改进方案进行电路实现,并从分辨率、面积、测量范围、测量误差等方面进行对比分析.
Abstract:
In order to overcome the drawbacks of PLL(phase-locked loops)on-chip jitter measurement circuits based on the traditional vernier principle, a novel MRV(multi-resolution vernier)BIST(built-in self-test)scheme is proposed. The principle can not only greatly reduce circuit area, but also effectively ensure the test precision and reduce the impact of PVT. MRV is applied to two typical jitter measurement circuits, namely the VDL(vernier delay line)and VRO(vernier ring oscillator). In the VDL scheme, the single stage delay line is improved by two level delay lines, in which fine and coarse resolution delay cells are used. In the VRO scheme, according to the scope of signals to be measured, the circuit can provide corresponding resolutions dynamically by controlling the frequency of the oscillators. Designed in TSMC 130nm CMOS process, these two techniques are compared in terms of timing resolution, area overhead, the range of measurement and error.

参考文献/References:

[1] Herzel F, Osmany S A, Scheytt J C. Analytical phase-noise modeling and charge pump optimization for fractional-PLLs[J]. IEEE Transactions on Circuits and Systems, 2010, 57(8): 1914-1924.
[2] Kinger R, Narasimhawsamy S, Sunter S. Experiences with parametric BIST for production testing PLLs with picosecond precision [C]//IEEE International Test Conference. Austin, USA, 2010:1-9.
[3] Cheng N C D, Lee Y, Chen J J. A 2-ps resolution wide range bist circuit for jitter measurement [C]//IEEE Asian Test Symposium. Beijing, China, 2007:219-223.
[4] Nose K, Kajita M, Mizuno M. A 1-ps resolution jitter-measurement macro using interpolated jitter oversampling [J]. IEEE Journal of Solid-State Circuits, 2006, 41(12): 2911-2920.
[5] Chan A H, Roberts G W. A jitter characterization system using a component-invariant vernier delay line [J]. IEEE Transaction on Very Large Scale Integration Systems, 2004, 12(1):79-95.
[6] Li G H, Chou H P. A high resolution time-to-digital converter using two level vernier delay line technique [C]//IEEE Nuclear Science Symposium Conference. Honolulu, USA, 2007:276-280.
[7] Yoo S S, Choi Y C, Song H J, et al. A 5.8-GHz high-frequency resolution digitally controlled oscillator for using the difference between inversion and accumulation mode capacitance of pMOS varactors [J].IEEE Transactions on Microwave Theory and Techniques, 2011, 59(2):375-381.
[8] Hsu H J, Huang S Y. A low-jitter ADPLL via a suppressive digital filter and an interpolation-based locking scheme[J].IEEE Transactions on Very Large Scale Integration Systems, 2011, 19(1): 165-170.
[9] Li C Y, Chou C Y, Chang T Y. A self-referred clock jitter measurement circuit in wide frequency range [C]//IEEE Asian Test Symposium. Fukuoka, Japan, 2006:313-317.

相似文献/References:

[1]程树东,郁炜嘉,朱恩,等.基于PHEMT工艺的5 GHz锁相环芯片[J].东南大学学报(自然科学版),2004,34(2):157.[doi:10.3969/j.issn.1001-0505.2004.02.004]
 Cheng Shudong,Yu Weijia,Zhu En,et al.5 GHz PLL chip using PHEMT technology[J].Journal of Southeast University (Natural Science Edition),2004,34(3):157.[doi:10.3969/j.issn.1001-0505.2004.02.004]
[2]胡晨,张哲,史又华,等.模拟退火算法在低功耗BIST中的应用[J].东南大学学报(自然科学版),2002,32(2):177.[doi:10.3969/j.issn.1001-0505.2002.02.006]
 Hu Chen,Zhang Zhe,Shi Youhua,et al.Simulated annealing algorithm applied in low power BIST scheme[J].Journal of Southeast University (Natural Science Edition),2002,32(3):177.[doi:10.3969/j.issn.1001-0505.2002.02.006]
[3]钟锐,魏同立.模拟及混合信号芯片的可测性设计[J].东南大学学报(自然科学版),2003,33(3):261.[doi:10.3969/j.issn.1001-0505.2003.03.004]
 Zhong Rui,Wei Tongli.Design-for-testability of analog and mixed-signal IC[J].Journal of Southeast University (Natural Science Edition),2003,33(3):261.[doi:10.3969/j.issn.1001-0505.2003.03.004]

备注/Memo

备注/Memo:
收稿日期: 2013-10-25.
作者简介: 蔡志匡(1983—),男,博士生;时龙兴(联系人),男,博士,教授,博士生导师, lxshi@seu.edu.cn.
基金项目: 国家科技重大专项资助项目(2009ZX01031)、国家高技术研究发展计划(863计划)资助项目(2009AA011701)、国家自然科学基金资助项目(61006029).
引用本文: 蔡志匡,徐亮,任力争,等.基于MRV原理的锁相环抖动BIST电路优化与实现[J].东南大学学报:自然科学版,2014,44(3):482-486. [doi:10.3969/j.issn.1001-0505.2014.03.006]
更新日期/Last Update: 2014-05-20