[1]葛伟,齐志,温闻,等.多种中值滤波算法在可重构架构上的映射实现[J].东南大学学报(自然科学版),2014,44(4):697-702.[doi:10.3969/j.issn.1001-0505.2014.04.003]
 Ge Wei,Qi Zhi,Wen Wen,et al.Mapping of multiple median filtering algorithms on reconfigurable architecture[J].Journal of Southeast University (Natural Science Edition),2014,44(4):697-702.[doi:10.3969/j.issn.1001-0505.2014.04.003]
点击复制

多种中值滤波算法在可重构架构上的映射实现()
分享到:

《东南大学学报(自然科学版)》[ISSN:1001-0505/CN:32-1178/N]

卷:
44
期数:
2014年第4期
页码:
697-702
栏目:
电路与系统
出版日期:
2014-07-16

文章信息/Info

Title:
Mapping of multiple median filtering algorithms on reconfigurable architecture
作者:
葛伟齐志温闻曹鹏时龙兴
东南大学国家专用集成电路系统工程技术研究中心, 南京 210096
Author(s):
Ge Wei Qi Zhi Wen Wen Cao Peng Shi Longxing
National ASIC System Engineering Research Center, Southeast University, Nanjing 210096, China
关键词:
可重构 椒盐噪声 中值滤波 算法映射
Keywords:
reconfigurable architecture salt and pepper noise median filter algorithm mapping
分类号:
TN47
DOI:
10.3969/j.issn.1001-0505.2014.04.003
摘要:
为了满足图像应用对椒盐噪声高性能实时处理的需求,解决传统设计方法仅能针对特定滤波算法实现固定参数的限制,在粗颗粒度可重构架构上映射实现了多种中值滤波算法.通过分析中值滤波算法的计算数据特点,探索出滤波算法在重构架构的数据并行和重用方法.同时,通过优化可重构计算单元的微结构设计来适应中值滤波算法的映射,扩展重构计算单元的输出端口设计,引入分布式跨域寄存器.实验结果表明,采用SMIC 130 nm CMOS工艺实现100 MHz系统主频,可以获得最高75.21×106像素/s的像素处理速率.可重构方法可以灵活实现多种中值滤波算法,满足不同复杂度和分辨率下图像的实时处理需求.
Abstract:
In order to meet the needs of real-time processing salt and pepper noise on the image and resolve the limits of traditional design methods with fixed parameters for particular filtering algorithms, several median filtering algorithms are proposed on a coarse grained reconfigurable architecture. Considering both the data and computing features of median filtering algorithms, the approach for data parallel and reuse is explored on reconfigurable architecture. Meanwhile, micro-structural optimization for reconfigurable computing architecture is developed to suit the efficient median filtering algorithm mapping. Both the reconfigurable computing output port and distributed cross register file are introduced. The experimental results show that by adopting the SMIC(Semiconductor Manufacturing International Corporation)130 nm CMOS(complementary metal-oxide-semiconductor transistor)process to realize a system frequency of 100 MHz, the highest pixel processing rate up to 75.21×106 pixel/s can be achieved. The reconfigurable method can offer flexibility to achieve a variety of median filtering algorithms to meet real-time image processing requirements with different complexities and resolutions.

参考文献/References:

[1] Tukey J W. Exploratory data analysis [M]. Boston, USA: Addison-Wesley, 1977: 5-23.
[2] 石婷, 张红雨, 黄自立. 基于 Stratix Ⅱ EP2S60 的改进中值滤波器的设计及实现 [J]. 国外电子元器件, 2007(1):12-15.
  Shi Ting, Zhang Hongyu, Huang Zili. Design and realization of improved median based on Stratix Ⅱ EP2S60 [J]. Global Electronic Components, 2007(1): 12-15.(in Chinese)
[3] 李雷鸣, 张焕春, 张波. 一种基于 FPGA 的图像中值滤波器的硬件实现 [J]. 电子工程师, 2004, 30(2): 48-50.
  Li Leiming, Zhang Huanchun, Zhang Bo. The realization of image median filter based on FPGA [J]. Electronics Engineer, 2004, 30(2): 48-50.(in Chinese)
[4] Vega-Rodríguez M A, Sánchez-Pérez J M, Gómez-Pulido J A. An FPGA-based implementation for median filter meeting the real-time requirements of automated visual inspection systems [C]//Proceedings of the 10th Mediterranean Conference on Control and Automation. Lisbon, Portugal, 2002: 42-49.
[5] Lu Y, Dai M, Jiang L, et al. Sort optimization algorithm of median filtering based on FPGA [C]//Proceedings of IEEE 2010 International Conference on Machine Vision and Human-Machine Interface. Kaifeng, China, 2010: 250-253.
[6] Bates G L, Nooshabadi S. FPGA implementation of a median filter [C]//Proceedings of IEEE 10th Annual Conference on Speech and Image Technologies for Computing and Telecommunications. Brisbane, Australia, 1997: 437-440.
[7] Maheshwari R, Rao S, Poonach E. FPGA implementation of median filter [C]//Proceedings of the tenth International Conference on VLSI Design: VLSI in Multimedia Applications. Hyderabad, India, 1997: 523-524.
[8] Huang T, Yang G, Tang G. A fast two-dimensional median filtering algorithm [J]. IEEE Transactions on Acoustics, Speech and Signal Processing, 1979, 27(1): 13-18.
[9] Davies E R. Machine vision: theory, algorithms, practicalities [M]. Amsterdam, Holland: Elsevier, 2004: 51-54.
[10] Estrin G. Organization of computer systems: the fixed plus variable structure computer [C]//Proceedings of Western Joint IRE-AIEE-ACM Computer Conference. San Francisco, USA, 1960: 33-40.
[11] Min Z, Leibo L, Shouyi Y, et al. A reconfigurable multi-processor SoC for media applications [C]//Proceedings of 2010 IEEE International Symposium on Circuits and Systems(ISCAS). Paris, France, 2010: 2011-2014.
[12] Singh H, Ming-Hau L, Guangming L, et al. MorphoSys: an integrated reconfigurable system for data-parallel and computation-intensive applications [J]. IEEE Transactions on Computers, 2000, 49(5): 465-481.
[13] Yamada H, Yamagishi T, Suzuki T, et al. A multimodal wireless baseband core using a coarse-grained dynamic reconfigurable processor [C]//Proceedings of 2011 IEEE Cool Chips XIV. Yokohama, Japan, 2011: 1-3.
[14] Vassiliadis S, Soudris D. Fine- and coarse-grain reconfigurable computing[M]. Berlin: Springer, 2007: 255-297.

备注/Memo

备注/Memo:
收稿日期: 2013-12-19.
作者简介: 葛伟(1984—),男,博士生;时龙兴(联系人),男,博士,教授,博士生导师,lxshi@seu.edu.cn.
基金项目: 国家自然科学基金资助项目(61006029,61203251,61204023).
引用本文: 葛伟,齐志,温闻,等.多种中值滤波算法在可重构架构上的映射实现[J].东南大学学报:自然科学版,2014,44(4):697-702. [doi:10.3969/j.issn.1001-0505.2014.04.003]
更新日期/Last Update: 2014-07-20