[1]钟锐,魏同立.模拟及混合信号芯片的可测性设计[J].东南大学学报(自然科学版),2003,33(3):261-265.[doi:10.3969/j.issn.1001-0505.2003.03.004]
 Zhong Rui,Wei Tongli.Design-for-testability of analog and mixed-signal IC[J].Journal of Southeast University (Natural Science Edition),2003,33(3):261-265.[doi:10.3969/j.issn.1001-0505.2003.03.004]
点击复制

模拟及混合信号芯片的可测性设计()
分享到:

《东南大学学报(自然科学版)》[ISSN:1001-0505/CN:32-1178/N]

卷:
33
期数:
2003年第3期
页码:
261-265
栏目:
电路与系统
出版日期:
2003-05-20

文章信息/Info

Title:
Design-for-testability of analog and mixed-signal IC
作者:
钟锐 魏同立
东南大学微电子中心, 南京 210096
Author(s):
Zhong Rui Wei Tongli
Microelectronics Center, Southeast University, Nanjing 210096, China
关键词:
模拟及混合信号 可测性设计 基于结构 基于性能 重构 内建自测试
Keywords:
analog and mixed-signal design-for-testability structure-based specification-based reconfiguration built-in self-test
分类号:
TN407;TN453
DOI:
10.3969/j.issn.1001-0505.2003.03.004
摘要:
对现有模拟及混合信号芯片可测性设计方法从测试内容、测试信号传输路径、测试信号产生及检测方式等不同角度进行了分类和分析比较.研究指出,在测试内容方面,基于结构的方法由于可得到较高的故障覆盖率并容易对其进行量化计算,因此被认为是今后发展的主要方向; 在测试信号传输路径方面,基于总线的方法具有较易实现标准化的优点; 而在测试信号产生及检测方面,内建自测试可大大降低测试所需代价,因此有较大的研究应用前景.统一的低测试代价和高故障覆盖率的模拟及混合信号芯片可测性设计方法的产生对于芯片设计来说将是进一步发展的要求和保障.
Abstract:
AMS(analog and mixed-signal)IC(integrated circuit)DFT(design-for-testability)methods are classified by test content, test pattern transporting path, test pattern generation and check-up manner. These classifications are analyzed and compared based on existing AMS DFT schemes. Structure-based DFT method will get primary development since relatively high fault coverage could easily be obtained and calculated quantitatively. On test pattern transporting path, test bus based method will lead to standardization more easily. On test pattern generation and check-up, built-in self-test will get extensive application because of the significant reduce of test cost. The generation of a sort of uniform AMS IC DFT technique with low test cost and high fault coverage will meet the need of further development on IC design.

参考文献/References:

[1] Vinnakota B.Analog and mixed-signal test[M].New York:Prentice Hall PTR,1998.65-66.
[2] Meixner A,Maly W.Fault modeling for the testing of mixed integrated circuits[J]. Int Test Conference,1991,22(1):564-572.
[3] Soma M.Fault modeling and test generation for sample-and-hold circuits [A].In:Int Symposium on Circuits and Systems[C].1991.2072-2075.
[4] Abdennadher S,Chauhan B.Mixed signal DFT/BIST automation using behavioral modeling [A].In:Southwest Symposium on Mixed-Signal Design[C].2001.137-140.
[5] Chakrabarti S,Chatterjee A.Fault modeling and fault sampling for isolating faults in analog and mixed-signal circuits[A].In:Proc of ICCAD[C].1999.444-447.
[6] Vinnakota B,Harjani R.DFT for digital detection of analog parametric faults in SC filters [J].Transactions on CAD of IC and Systems, 2000,19(7):789-798.
[7] His H,Dufaza C.Design for testability and DC test of switched-capacitor circuits [J]. Electronics Letters, 1996,32(8):701-702.
[8] Kuo S J,Lee C L,Chang S J,et al.A DFT for semi-DC fault diagnosis for switched-capacitor circuits[R].Stuttgart:European Test Workshop,1999.58.
[9] Agrawal V D.Design of mixed-signal systems for testability[J].VLSI Journal, 1998,26:141-150.
[10] MxShane E,Shenai K,Alkalai L,et al.Novel design for testability of a mixed-signal VLSI IC [A].In:Ninth Great Lakes Symposium on VLSI [C].1999.97.
[11] Huertas J L,Rueda A,Vazquez D.Testable switched-capacitor filters [J]. Journal of Solid-State Circuits,1993,28(7):719-724.
[12] Soma M,Kolarik V.A design-for-test technique for switched-capacitor filters [A].In:VLSI Test Symp [C].1994.42-47.
[13] Hajjar A,Roberts G W.A high speed and area efficient on-chip analog waveform extractor [J].Int Test Conference,1998,27(2):688-697.
[14] Lofstrom K.Early capture for boundary scan timing measurements [J]. Int Test Conference,1996,18(2):417-422.
[15] Hawrysh E M,Roberts G W.An integration of memory-based analog signal generation into current DFT architectures [J]. Int Test Conference, 1996,19(3):528-537.
[16] Pronath M,Gloeckel V,Graeb H.A parametric test method for analog components in integrated mixed-signal circuits [A].In: Proc of ICCAD [C].2000.557-561.
[17] Toner M F.MADBIST a scheme for built-in self-test of mixed-signal analog-digital integrated circuits [D].Montreal:McGill University,1995.
[18] Ohletz M J.Hybrid built-in self-test(HBIST)for mixed analog/digital integrated circuits [A].In:Proc European Test Conference [C].1991.307-316.
[19] Hajjar A,Vinnakota B.Digital detection of analog parametric faults in SC filters [J]. ACM, 1999, 43(3):772-777.
[20] Brosa A M,Figueras J.Digital signature proposal for mixed-signal circuits [J].Int Test Conference,2000,39(3):1041-1050.
[21] Xing Y.Defect-oriented testing of mixed-signal ICs:Some industrial experience [A].In: Int Test Conference [C].1998, 27(1):678-687.
[22] Takashi,Aikyo,Kawasaki.Technology roadmap on SOC testing issues on SOC testing in DSM era [A].In:ASICON the 4th International Conference on ASIC Proceedings [C].2001.433-434.

备注/Memo

备注/Memo:
作者简介: 钟锐(1975—),男,博士生; 魏同立(联系人),男,教授,博士生导师,wtl@seu.edu.cn.
更新日期/Last Update: 2003-05-20