[1]于宗光,陈珍海,吴俊,等.一种基于伪随机动态补偿的12位250 MS/s流水线ADC[J].东南大学学报(自然科学版),2014,44(5):902-906.[doi:10.3969/j.issn.1001-0505.2014.05.005]
 Yu Zongguang,Chen Zhenhai,Wu Jun,et al.A 12-bit 250 MS/s pipelined ADC with pseudorandom sequences dynamic compensating[J].Journal of Southeast University (Natural Science Edition),2014,44(5):902-906.[doi:10.3969/j.issn.1001-0505.2014.05.005]
点击复制

一种基于伪随机动态补偿的12位250 MS/s流水线ADC()
分享到:

《东南大学学报(自然科学版)》[ISSN:1001-0505/CN:32-1178/N]

卷:
44
期数:
2014年第5期
页码:
902-906
栏目:
电路与系统
出版日期:
2014-09-20

文章信息/Info

Title:
A 12-bit 250 MS/s pipelined ADC with pseudorandom sequences dynamic compensating
作者:
于宗光12陈珍海1吴俊2邹家轩12季惠才1
1中国电子科技集团第五十八研究所, 无锡 214035; 2西安电子科技大学微电子学院, 西安 710071
Author(s):
Yu Zongguang12 Chen Zhenhai1 Wu Jun2 Zou Jiaxuan12 Ji Huicai1
1No.58 Research Institute, China Electronic Technology Group Corporation, Wuxi 214035, China
2Microelectronic Institute, Xidian University, Xi’an 710071, China
关键词:
流水线模数转换器 失调误差 电容失配误差 动态补偿 伪随机码
Keywords:
pipelined analog-to-digital converter offset error capacitor mismatch error dynamic compensation pseudorandom sequences
分类号:
TN432
DOI:
10.3969/j.issn.1001-0505.2014.05.005
摘要:
提出了一种基于伪随机补偿技术的流水线模数转换器(ADC)子级电路.该子级电路能够对比较器失调和电容失配误差进行实时动态补偿.误差补偿采用伪随机序列控制比较器阵列中参考比较电压的方式实现.比较器的高低位被随机分配,以消除各比较器固有失调对量化精度的影响,同时子ADC输出的温度计码具有伪随机特性,可进一步消除MDAC电容失配误差对余量输出的影响.基于该子级电路设计了一种12位250 MS/s流水线ADC,电路采用0.18 μm 1P5M 1.8 V CMOS工艺实现,面积为2.5 mm2.测试结果表明,该ADC在全速采样条件下对20 MHz输入信号的信噪比(SNR)为69.92 dB,无杂散动态范围(SFDR)为81.17 dB,积分非线性误差(INL)为-0.4~+0.65 LSB,微分非线性误差(DNL)为-0.2~+0.15 LSB,功耗为320 mW.
Abstract:
A sub-stage circuit with pseudorandom sequences compensation for pipelined ADC(analog to digital converter)is presented. Comparator offset and capacitor mismatch error can be compensated dynamically in the sub-stage circuit. Compensation is achieved by controlling the reference voltages in sub-ADC using pseudorandom sequences. MSBs(most significant bits)and LSBs(least significant bits)of comparators are assigned randomly; accordingly, the influence of the offset of comparators on ADC quantization is eliminated. Pseudo-random thermometer code from the sub-ADC cancels the effect of the mismatches of MDAC(multiple digital to analog converter)capacitors on residue output. A 12-bit 250 MS/s pipelined ADC based on the proposed sub-stage circuit is presented. This ADC is implemented in 0.18 μm 1P5M 1.8 V CMOS(complementary metal oxide semiconductor)process, with a die area of 2.5 mm2. Test results show that the ADC achieves an SNR(signal to noise ratio)of 69.92 dB, an SFDR(spurious-free dynamic range)of 81.17 dB, an INL(integral nonlinearity error)of -0.4 to +0.65 LSB, a DNL(differential nonlinearity error)of -0.2 to +0.15 LSB and a power consumption of 320 mW, for 20 MHz input at full sampling speed.

参考文献/References:

[1] Lee S C, Jeon Y D, Kwon J K, et al. A 10 b 205 MS/s 1 mm2 90 nm CMOS pipeline ADC for flat-panel display applications[J]. IEEE J Sol Sta Circ, 2007, 42(12): 2688-2695.
[2] Ashutosh V, Behzad R. A 10b 500 MHz 55 mW CMOS ADC [C]//IEEE International Solid-State Circuits Conference. San Francisco, CA,USA, 2009: 84-85.
[3] Bogner P, Kuttner F, Kropf C, et al. A 14 b 100 MS/s digitally self-calibrated pipelined ADC in 0.13 μm CMOS[C]//IEEE International Solid-State Circuits Conference. San Francisco, CA, USA, 2006: 224-225.
[4] Ali A M A, Morgan A, Dillon C, et al. A 16-bit 250-MS/s IF sampling pipelined ADC with background calibration[J]. IEEE Journal of Solid-State Circuits, 2010, 45(12): 2602-2612.
[5] Devarajan S, Singer L, Kelly D, et al. A 16-bit 125 MS/s 385 mW 78.7 dB SNR CMOS pipeline ADC [J]. IEEE J Sol Sta Circ, 2009, 44(12): 3305-3313.
[6] Liu K, Yang H. A CMOS dynamic comparator for pipeline ADCs with improved speed/power ratio [J]. Journal of Semiconductors, 2008, 29(1): 75-80.
[7] Pei B, Huang G Z, Li H, et al. A 48-mW 12-bit 150-MS/s pipelined ADC with digital calibration in 65 nm CMOS [C]//IEEE Custom Integrated Circuits. San Jose, CA, USA, 2011: 1-4.
[8] Wang X, Yang C Y, Zhao X X, et al. A 12-bit 270 MS/s pipelined ADC with SHA-eliminating front end [C]//IEEE Int Circ and Syst. Seoul, Korea, 2012: 798-801.
[9] Liechti T, Tajalli A, Akgun O C, et al. A 1.8 V 12-bit 230-MS/s pipeline ADC in 0.18 μm CMOS technology [C]//IEEE Asia Pacific Conference on Circuits and Systems. Macao, China, 2008: 21-24.
[10] Wang R, Chio U F, Sin S-W, et al. A 12-bit 110 MS/s 4-stage single-opamp pipelined SAR ADC with ratio-based GEC technique[C]//Proceedings of ESSCIRC 2012. Bordeaux, France, 2012: 265-268.
[11] Shin S K, Rudell J C, Daly D C, et al. A 12 bit 200 MS/s zero-crossing-based pipelined ADC with early sub-ADC decision and output residue background calibration [J]. IEEE J Sol Sta Circ, 2014, 49(6): 1366-1382.

相似文献/References:

[1]张惠国,陈珍海,孙伟锋,等.双通道可重构14 bit 125 MS/s流水线ADC[J].东南大学学报(自然科学版),2017,47(4):649.[doi:10.3969/j.issn.1001-0505.2017.04.004]
 Zhang Huiguo,Chen Zhenhai,Sun Weifeng,et al.Dual-channel reconfigurable 14 bit 125 MS/s pipelined ADC[J].Journal of Southeast University (Natural Science Edition),2017,47(5):649.[doi:10.3969/j.issn.1001-0505.2017.04.004]

备注/Memo

备注/Memo:
收稿日期: 2013-12-10.
作者简介: 于宗光(1964—),男,博士,研究员,博士生导师,yuzg58@sina.com.
基金项目: 江苏省“333工程”科研资助项目(BRA2011115).
引用本文: 于宗光,陈珍海,吴俊,等.一种基于伪随机动态补偿的12位250 MS/s流水线ADC[J].东南大学学报:自然科学版,2014,44(5):902-906. [doi:10.3969/j.issn.1001-0505.2014.05.005]
更新日期/Last Update: 2014-09-20