[1]王晓蕾,胡巧,杜高明,等.硅通孔负载全局均衡的3D NoC延迟上界优化方法[J].东南大学学报(自然科学版),2018,48(2):270-275.[doi:10.3969/j.issn.1001-0505.2018.02.013]
 Wang Xiaolei,Hu Qiao,Du Gaoming,et al.Delay bound optimization method for 3D NoC with global load balancing of TSV[J].Journal of Southeast University (Natural Science Edition),2018,48(2):270-275.[doi:10.3969/j.issn.1001-0505.2018.02.013]
点击复制

硅通孔负载全局均衡的3D NoC延迟上界优化方法()
分享到:

《东南大学学报(自然科学版)》[ISSN:1001-0505/CN:32-1178/N]

卷:
48
期数:
2018年第2期
页码:
270-275
栏目:
计算机科学与工程
出版日期:
2018-03-20

文章信息/Info

Title:
Delay bound optimization method for 3D NoC with global load balancing of TSV
作者:
王晓蕾胡巧杜高明张多利欧阳一鸣
合肥工业大学微电子设计研究所, 合肥 230009; 合肥工业大学教育部IC设计网上合作研究中心, 合肥 230009
Author(s):
Wang Xiaolei Hu Qiao Du Gaoming Zhang Duoli Ouyang Yiming
Institute of VLSI Design, Hefei University of Technology, Hefei 230009, China
IC Design Web-Cooperation Research Center of Ministry of Education, Heifei University of Technology, Hefei 230009, China
关键词:
三维片上网络 延迟上界 负载全局均衡 冲突矩阵
Keywords:
three-dimensional network on-chip(3D NoC) delay bound global load balancing contention matrix
分类号:
TP301
DOI:
10.3969/j.issn.1001-0505.2018.02.013
摘要:
针对三维片上网络(3D NoC)中硅通孔(TSV)的特殊结构,提出了一种3D NoC延迟上界优化方法,通过全局均衡硅通孔负载,降低全局业务流的延迟上界.建立3D NoC的网格通信模型,搜索网络中所有业务流的可行路径,提出一种基于度的冲突矩阵,求出目标子流路径的TSV冲突系数,按照路径中TSV冲突系数的大小把目标流流量分配到部分最优路径上.实验结果表明,基于度的冲突矩阵可以有效减少存储空间,将存储复杂度从O(n22)降低到O(n),并且可以清晰直观地表现出业务流在网络中的冲突情况.采用硅通孔负载全局均衡的3D NoC延迟上界优化方法,目标业务流的延迟上界得到了显著优化,最大的优化效果可将延迟上界降低58.9%.
Abstract:
For the special structure of through-silicon vias(TSV)in three-dimensional network on-chip(3D NoC), a delay bound optimization method for 3D NoC was proposed. The delay bound of the global business flow was reduced by balancing a global traffic load of TSV. The mesh communication model of 3D NoC was constructed. The feasible paths of all flows in the network were searched. A degree-based contention matrix was proposed to calculate the TSV contention index coefficient. Finally, the target flow was assigned to the partial optimal paths according to the size of TSV contention index. The experimental results show that the degree-based contention matrix can effectively reduce the storage space, and the storage complexity is reduced from O(n22)to O(n). It can clearly and intuitively exhibit the conflict situation of the business flow in the network. With the delay bound optimization method for 3D NoC with global load balancing of TSV, the delay bound of the target flow is significantly optimized. The maximum optimization effect can reduce the delayed upper bound by 58.9%.

参考文献/References:

[1] Gaur M S, Laxmi V, Zwolinski M, et al. Network-on-chip: Current issues and challenges[C]//2015 IEEE Computer Society, International Symposium on VlSI Design and Test. Ahmedabad, India, 2015:1-3.
[2] Katabami H, Saito H, Yoneda T. Design of a GALS-NoC using soft-cores on FPGAs[C]//2013 IEEE 7th International Symposium on Embedded Multicore Socs. Tokyo, Japan, 2013:31-36. DOI:10.1109/mcsoc.2013.35.
[3] Khayambashi M, Yaghini P M, Eghbal A, et al. Analytical reliability analysis of 3D NoC under TSV failure[J]. J Emerg Technol Comput Syst, 2015, 11(4): 1-16. DOI:10.1145/2700236.
[4] 李洋. 基于QoS保证的2D-mesh片上网络延时评价与性能优化研究[D]. 长春:吉林大学通信工程学院,2015.
[5] Ahmed A B, Abdallah A B. LA-XYZ: Low latency, high throughput look-ahead routing algorithm for 3D network-on-chip(3D-NoC)architecture[C]//2012 IEEE International Symposium on Embedded Multicore SoCs. Aizu-Wakamatsu, Japan, 2012:167-174. DOI:10.1109/mcsoc.2012.24.
[6] 虞潇,李丽,张宇昂,等.一种面向功耗免死锁三维全动态3D NoC路由算法[J]. 电子学报,2013,41(2):329-334. DOI: 10.3969/j.issn.0372-2112.2013.02.019.
Yu Xiao, Li Li, Zhang Yu’ang, et al. A power-aware dead lock avoid three-dimensional full-adaptive routing algorithm for 3D NoC[J]. Acta Electronica Sinica, 2013, 41(2):329-334.DOI:10.3969/j.issn.0372-2112.2013.02.019. (in Chinese)
[7] 钱悦,鲁中海,窦强,等. 片上网络二维和三维结构的通信性能分析[J].计算机工程与科学, 2011, 33(3):34-40.DOI: 10.3969/j.issn.1007-130X.2011.03.007.
Qian Yue, Lu Zhonghai, Dou Qiang, et al. Communication performance analysis of the NoCs in 2D and 3D architectures[J]. Computer Engineering & Science, 2011, 33(3):34-40. DOI:10.3969/j.issn.1007-130X.2011.03.007. (in Chinese)
[8] Du G, Zhang C, Lu Z, et al. Worst-case performance analysis of 2-D mesh NoCs using multi-path minimal routing[C]//ACM International Conference on Hardware/Software Codesign and System Synthesis. Tampere, Finland, 2012:123-132. DOI:10.1145/2380445.2380469.
[9] 欧阳一鸣,袁吴铃,梁华国,等. 3D NoC的冗余双向TSV容错设计[J].电子测量与仪器学报,2013,27(4):326-333.DOI:10.3724/SP.J.1187.2013.00326.
Ouyang Yiming, Yuan Wuling, Liang Huaguo, et al. Fault-tolerant design of redundant bidirectional TSV on 3D NoC[J]. Journal of Electronic Measurement & Instrument, 2013, 27(4):326-333. DOI:10.3724/SP.J.1187.2013.00326. (in Chinese)
[10] 秦光. 多路径路由网络负载均衡算法研究[J]. 计算机仿真, 2011, 28(11):118-121.DOI:10.3969/j.issn.1006-9348.2011.11.028.
Qin Guang. Research of load balance algorithm over multipath network[J]. Computer Simulation, 2011, 28(11):118-121. DOI:10.3969/j.issn.1006-9348.2011.11.028. (in Chinese)
[11] Viswanathan N, Paramasivam K, Somasundaram K. Performance comparison of 3D NoC topologies using network calculus[J]. Life Science Journal, 2013, 10(3):4379-4385.
[12] SoClib. Soclib simulation environment [EB/OL].(2016-10-31)[2018-01-18]. http://soclib.lip6.fr/.

备注/Memo

备注/Memo:
收稿日期: 2017-08-14.
作者简介: 王晓蕾(1978—),女,硕士,副教授,wangxiaolei@hfut.edu.cn.
基金项目: 国家自然科学基金资助项目(61474036).
引用本文: 王晓蕾,胡巧,杜高明,等.硅通孔负载全局均衡的3D NoC延迟上界优化方法[J].东南大学学报(自然科学版),2018,48(2):270-275. DOI:10.3969/j.issn.1001-0505.2018.02.013.
更新日期/Last Update: 2018-03-20